Sorry, I need help - I don't understand the following sentence from the 2nd NR:

"In addition, the effort will target line width reductions from 100-nm down to 40-nm which should enable POET performance parameters to compete with present state-of-the-art processes."

Will the POET-Chip just with 40nm be comparable to the already existing Chips????