Re: Who is Avid and why did EDIG/DM sue them?
in response to
by
posted on
May 14, 2008 05:59AM
1T SRAM is built as an array of small banks (typically 128 rows × 256 bits/row, 32Kbits in total) coupled to a bank-sized SRAM cache and an intelligent controller.
doni