Aiming to become the global leader in chip-scale photonic solutions by deploying Optical Interposer technology to enable the seamless integration of electronics and photonics for a broad range of vertical market applications

Free
Message: Patent Granted

http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PALL&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.htm&r=1&f=G&l=50&s1=10,795,079.PN.&OS=PN/10,795,079&RS=PN/10,795,079

 

United States Patent 10,795,079
Venkatesan ,   et al. October 6, 2020

Methods for optical dielectric waveguide subassembly structure

Abstract

An optical subassembly includes a planar dielectric waveguide structure that is deposited at temperatures below 400 C. The waveguide provides low film stress and low optical signal loss. Optical and electrical devices mounted onto the subassembly are aligned to planar optical waveguides using alignment marks and stops. Optical signals are delivered to the submount assembly via optical fibers. The dielectric stack structure used to fabricate the waveguide provides cavity walls that produce a cavity, within which optical, optoelectronic, and electronic devices can be mounted. The dielectric stack is deposited on an interconnect layer on a substrate, and the intermetal dielectric can contain thermally conductive dielectric layers to provide pathways for heat dissipation from heat generating optoelectronic devices such as lasers.

Inventors: Venkatesan; Suresh (Los Gatos, CA), Lam; Loy Yee (Singapore, SG)
Applicant:
Name City State Country Type

POET Technologies, Inc.

San Jose

CA

US
 
Assignee: POET Technologies, Inc. (San Jose, CA)
Family ID: 1000005097081
Appl. No.: 16/036,234
Filed: July 16, 2018

 

Share
New Message
Please login to post a reply