Battling Fab Cycle Times

Aiming to become the global leader in chip-scale photonic solutions by deploying Optical Interposer technology to enable the seamless integration of electronics and photonics for a broad range of vertical market applications

Reply New Message

Prev Message Back To Forum Threaded View Next Message

Rainer

Rank: President [?]

Points: 44716 [?]

Votes: 401 Score: 4.1 [?]

Your Vote:

Please Log In to Vote

Did you know? You can earn activity points by filling your profile with information about yourself (what city you live in, your favorite team, blogs etc.)

Battling Fab Cycle Times

posted on Mar 04, 2017 08:24AM

Wake has posted an article from Semiconductor Engineering in the off-topic forum, but I think it is definitely on topic and worth to bring to your attention. Mark LaPedus explains what is going on in a fab, why it takes so long and takes even longer with smaller structures on the chip.

I think this is an important read for POET shareholders, because we have to understand that and why in a fab, you can't run a batch of wafers with your latest engineering and your latest epitaxial juice in just a couple of hours, check your results, and quickly run another modified batch.