The corporate overview states "extremely low power savings 4 nodes ahead of silicon CMOS" shouldn't that be large or high power savings?
Also - "high performance applications - up to 10X faster than current technologies"
I am assuming that is for the 200nm, do they know what it might be at 40nm?
Thanks in advance.